Code No: R1631043

**SET - 1** 

## III B. Tech I Semester Regular/Supplementary Examinations, October/November - 2019 **DIGITAL IC APPLICATIONS**

(Common to Electronics and Communication Engineering, Electronics and Instrumentation Engineering, Electronics and Computer Engineering)

Time: 3 hours Max. Marks: 70

Note: 1. Question Paper consists of two parts (Part-A and Part-B) 2. Answer ALL the question in Part-A 3. Answer any FOUR Questions from Part-B PART -A (14 Marks) 1. a) What is fan-in and fan-out? [2M]b) Write down the syntax of a VHDL entity declaration. [2M]What do you mean by concurrent statement? c) [2M]d) Briefly discuss about priority encoder. [3M] e) What is race around condition? How it is avoided? [3M] What is timing diagram? [2M](56 Marks) <u>PART –B</u> Which bipolar family is best suited for LSI? Show the circuit of a 4-input NAND gate 2. a) [7M] using CMOS transistors. b) List out the family members of TTL family. Write down the typical values of [7M] characteristics of all the TTL series. With suitable block diagram explain about the design flow of VHDL. 3. [7M] a) Explain the various scalar data types supported by VHDL with suitable examples. [7M] With suitable example, explain PROCESS statement in VHDL. a) [7M] List out the differences between inertial delay model and transport delay model with [7M] example. Write a VHDL program for 16-bit barrel shifter for left circular shift only? [7M] 5. Write a VHDL code for four bit parallel adder/subtractor. [7M] Discuss the logic circuit of 74 x 377 register. Write a VHDL program for the same in 6. a) [7M] structural style. b) Design a 4-bit binary synchronous counter using 74x74. [7M] 7. What are the Moore and Mealy machines? Compare them. [7M] a) For the machine given in table, find the equivalence partition and a corresponding [7M] reduced machine in standard form and also explain the procedure. PS NS.Z X=0X=1B, 0 E, 0 В E, 0 D, 0  $\mathbf{C}$ D, 1 A, 0 D C, 1 E, 0

\*\*\*\*

B. 0

D, 0

E

1"1"111"1""111

Code No: R1631043

SET - 2

## III B. Tech I Semester Regular/Supplementary Examinations, October/November - 2019 DIGITAL IC APPLICATIONS

(Common to Electronics and Communication Engineering, Electronics and Instrumentation Engineering, Electronics and Computer Engineering)

Time: 3 hours Max. Marks: 70 Note: 1. Question Paper consists of two parts (Part-A and Part-B) 2. Answer **ALL** the question in **Part-A** 3. Answer any FOUR Questions from Part-B (14 Marks) PART -A a) State the noise margin for CMOS family. [2M] b) List out the different operators in VHDL. [3M] c) What do you mean by sensitivity list? [2M] d) What do you mean by comparator? [2M]e) List out the differences between asynchronous counter and synchronous counter. [3M] f) What is state assignment? [2M] (56 Marks) PART -B Explain what is mean by logic family? Construct an Ex-NOR circuit using CMOS 2. [7M] transistors and explain its operation. b) Explain the difference between current sinking and current sourcing logic circuits. [7M] How are they estimated for CMOS families? a) What is package body? Explain with example. [7M] b) With the help of block diagram explain the program structure of VHDL. [7M] a) Explain CASE statement in VHDL with example. [7M] b) List out the differences between variable assignment statement and signal [7M] assignment statement with example. a) Design a function F = ABC + (A+B+C)' by using 74X138. [7M] Write down the behavioral VHDL architecture for fixed point to floating point [7M] conversion with rounding? a) Draw the logic diagram of 74x74 IC and explain the operation. Develop the VHDL [7M] model for this IC. b) Write down the VHDL code for an n-bit left to right shift register. [7M]

7. a) Explain the state equivalence and machine equivalence with reference to sequential [7M] machines.

b) Reduce the number of states in the state table, and tabulate the reduced state table [7M] and give proper assignment.

PS	NS,Z	
	X=0	X=1
A	F, 0	B, 0
В	D, 0	C, 0
С	F, 0	E, 0
D	G, 1	A, 0
Е	D, 0	C, 0
F	F, 1	B, 1
G	G, 0	H, 0
Н	G, 1	A, 0

\*\*\*\*

## III B. Tech I Semester Regular/Supplementary Examinations, October/November - 2019 DIGITAL IC APPLICATIONS

(Common to Electronics and Communication Engineering, Electronics and Instrumentation Engineering, Electronics and Computer Engineering)

Time: 3 hours Max. Marks: 70 Note: 1. Question Paper consists of two parts (Part-A and Part-B) 2. Answer ALL the question in Part-A 3. Answer any FOUR Questions from Part-B PART -A (14 Marks) What is transition time? How it is different from propagation time? 1. a) [2M] List out the different data types in VHDL. [3M] b) What are the assignment statements in VHDL? c) [2M] What do you mean encoder? d) [2M] Draw the connection diagram for IC 7490. e) [3M] What is state table? f) [2M]PART -B **(56 Marks)** 2. Draw the circuit diagram and functional table of ECL 10K 2-input OR/NOR gate a) [7M] and explain its operation. Construct a circuit with CMOS as a driver and TTL as a load? Explain the b) [7M] interfacing operation. 3. What are the various types of objects in VHDL and explain? [7M] a) What is the use of library clause and use clause? Give examples. b) [7M] Explain the logic synthesis process with suitable block diagram? 4. a) [7M] Explain IF statement in VHDL with example. Give the comparisons between b) [7M] CASE and IF statement. 5. What is multiplexer? Draw the logic diagram of 8 to 1 line multiplexer. [7M] a) Write a behavioral VHDL program for a dual priority encoder. b) [7M] 6. Explain the operation of a 4-bit synchronous binary counter with the required a) [7M] diagram and waveforms. Write VHDL code for 4-bit serial-In Parallel-out register. b) [7M] 7. With suitable example explain the Mealy and Moore models? [7M] a) Explain One hot encoding with a suitable example. [7M] b)

\*\*\*\*

1"1"111"1""111

Max. Marks: 70

Time: 3 hours

## III B. Tech I Semester Regular/Supplementary Examinations, October/November - 2019 DIGITAL IC APPLICATIONS

(**Common to** Electronics and Communication Engineering, Electronics and Instrumentation Engineering, Electronics and Computer Engineering)

Note: 1. Question Paper consists of two parts (Part-A and Part-B) 2. Answer ALL the question in Part-A 3. Answer any FOUR Questions from Part-B PART -A (14 Marks) Explain the difference between static and dynamic power consumption. 1. a) [2M]b) Write the acronym for VHDL. [2M]What do you mean by sequential statements? c) [2M]What is decoder? d) [3M] Draw the pin diagram of IC 7495. e) [3M] f) What is state diagram? [2M]PART -B **(56 Marks)** 2. What is steady-state behavior? Explain the different voltage parameters, current [7M] a) parameters and noise margins for CMOS devices. Analyze the fall time CMOS inverter output with  $R_L = 100\Omega$ ,  $V_L = 2.5V$  and [7M] b)  $C_L = 10$ pF. Assume  $V_L$  as stable state voltage. 3. What is subprogram? Give the syntax of VHDL functions. [7M] a) List out the differences between VHDL functions and procedures with example. b) [7M] 4. Explain the following statements with examples: a) [7M] i) IF statement ii) EXIT statement iii) Assert Statement iv) Report Statement. Explain the concept of Inertial Delay Model along with one example. b) [7M] Design a barrel shifter for 8-bit using three control inputs. Write a VHDL program 5. a) [7M] for the same in data flow style. Using a process statement write a VHDL source code for 4 to 1 multiplexer. [7M] b) 6. List the basic types of shift registers in terms of data movement with diagrams. a) [7M] Explain the difference between D-Latch and D-Flip flop using the process block in b) [7M] VHDL. 7. a) Draw the Mealy and Moore type FSM for serial adder. [7M] b) Write down the VHDL code for serial adder. [7M]

\*\*\*\*

1"1"111"1""111