Code No: R1632043

SET - 1

III B. Tech II Semester Supplementary Examinations, April - 2021 VLSI DESIGN

(Common to Electronics and Communication Engineering, Electronics and Instrumentation Engineering, Electronics and Computer Engineering)

7	Time:	3 hours Ma	x. Marks: 70
		Note: 1. Question Paper consists of two parts (Part-A and Part-B) 2. Answer ALL the question in Part-A 3. Answer any FOUR Questions from Part-B	
		<u>PART -A</u>	(14 Marks)
1.	a)b)c)d)e)f)	List out few comparisons of CMOS and BI-CMOS transistors in detail. List out general observations on the design rules in detail. Explain the formal estimation of CMOS Inverter delay. What is testing? List out the applications of FPGAs. How to get Low power consumption in VLSI Design?	[2M] [2M] [2M] [3M] [3M] [2M]
		PART -B	(56 Marks)
2.	a) b)	With a neat sketch explain BICMOS fabrication in an n-well process in deta Explain the steps in twin-tub process of CMOS fabrication with suitab sketch.	
3.	a)	What is stick diagram and explain about different symbols used for components in Stick diagram. Draw the stick and layout for a two inp CMOS NAND gate.	
	b)	Draw the circuit diagram of CMOS inverter and explain its operation.	[7M]
4.	a)	Describe three sources of wiring capacitances. Explain the effect of wiring capacitance on the performance of a VLSI circuit.	ng [7M]
	b)	Define standard unit capacitance? Explain.	[7M]
5.	a)	List out different Built-In Self Test techniques used in VLSI design an explain each one in detail.	nd [7M]
	b)	Write short notes on Testable Design Techniques in detail.	[7M]
6.	a)	Explain the concept of FPGA Implementation of Half adder along with circudiagram.	it [7M]
	b)	Explain the following terms: i) Altera Flex 10FPGA; ii) Xilinx XC4000 series FPGA.	[7M]
7.		Explain the concept of different Low Power CMOS Logic Circuits along wi examples. ******	th [14M]