## **R16**

Set No. 1

## IV B.Tech I Semester Supplementary Examinations, February- 2020 SYSTEM DESIGN THROUGH VERILOG

(Electronics and Communication Engineering)

Time: 3 hours

Code No:**R164104C** 

Max. Marks: 70

Question paper consists of Part-A and Part-B Answer ALL sub questions from Part-A Answer any FOUR questions from Part-B \*\*\*\*\*

## PART-A(14 Marks)

1.	<ul> <li>a)</li> <li>b)</li> <li>c)</li> <li>d)</li> <li>e)</li> <li>f)</li> </ul>	Compare synthesis and simulation. Draw the truth table of AND gate primitive. Write the syntax of intra assignment delay. Write the syntax of an AND gate in dataflow format and write its test bench. What is continuous assignment synthesis?	[2] [3] [2] [2] [2]
	1)	Explain memory operators? <b>DADT</b> $\mathbf{D}(A_{1} A_{1} A_{2} A$	[3]
2.	a)	<u><b>PART-D</b></u> (4x14 = 56 Marks) Write a short notes on (i) strengths (ii)parameters (iii) operators (iv) system tasks	[14]
3.	a) b)	Design all 4 types of tri state buffers, write its VERILOG code and test bench. Explain design of Flip flops with gate primitives.	[7] [7]
4		Write the syntax of (i) for loop (ii) disable construct (iii) while loop with suitable examples and test benches.	[14]
5.	a)	Design an edge triggered flip flop through continuous assignments for the gates	[7]
	b)	Write VERILOG code for AOI gate and its test bench.	[7]
6.	a) b)	Explain simple latch with Verilog module. Design Verilog module of an edge triggered flip flop built with the latch.	[6] [8]
7.		Write a Verilog description for SRAM and implement it.	[14]